|
1. |
LCD Controller
|
| |
Single-panel display in active mode, and single- or dual-panel displays in passive mode
|
| |
TV-out in NTSC or PAL, CVBS or S-video
|
| |
2, 4, 16 grayscales and up to 4096 colors in STN mode
|
| |
2, 4, 16, 256, 4K, 32K, 64K, 256K and 16M colors in TFT mode
|
| |
24-bit data bus
|
| |
Support 1,2,4,8 pins STN panel, 16bit, 18bit and 24bit TFT and 8bit I/F TFT
|
| |
Display size up to 1280×1024 pixels
|
| |
256×16 bits internal palette RAM
|
| |
Support ITU601/656 data format
|
| |
Support smart LCD (SRAM-like interface LCD module)
|
| |
Support delta RGB
|
| |
One single color background and two foreground OSD
|
| |
| 2. |
Camera interface module
|
| |
Input image size up to 4096×4096 pixels
|
| |
Supports CCIR656 data format
|
| |
Bayer RGB, YCbCr 4:2:2 and YCbCr 4:4:4 data format
|
| |
32×32 image data receive FIFO with DMA support
|
| |
| 3. |
On-Chip Audio CODEC
|
| |
24-bit DAC, SNR: 90dB
|
| |
24-bit ADC, SNR: 85dB
|
| |
Sample rate: 8/9.6/11.025/12/16/22.05/24/32/44.1/48/96kHz
|
| |
L/R channels line input
|
| |
MIC input
|
| |
L/R channels headphone output amplifier support up to 16ohm load, capacitor-less configure
|
| |
| 4. |
Two MMC/SD/SDIO controllers
|
| |
One with 8-bit data bus and another with 4-bit data bus
|
| |
Compliant with ¡°The MultiMediaCard System Specification version 4.2¡±
|
| |
Compliant with ¡°SD Memory Card Specification version 2.0¡± and ¡°SDIO Card Specification
|
| |
version 1.0¡± with 1 command channel and 4 data channels
|
| |
Up to 320 Mbps data rate
|
| |
Supports up to 10 cards (including one SD card)
|
| |
Maskable hardware interrupt for SD I/O interrupt, internal status, and FIFO status
|
| |
| 5. |
USB 1.1 Host interface
|
| |
Open Host Controller Interface (OHCI)-compatible and USB Revision 1.1-compatible
|
| |
| 6. |
USB 2.0 Device interface
|
| |
Compliant with USB protocol revision 2.0
|
| |
High speed and full speed supported
|
| |
Embedded USB 2.0 PHY
|
| |
| 7. |
RTC (Real Time Clock)
|
| |
32-bit second counter
|
| |
1Hz from 32768hz
|
| |
Alarm interrupt
|
| |
Independent power
|
| |
A 32-bits scratch register used to indicate whether power down happens for RTC power
|
| |
|
| ¡Ø
|
Á¦¾È¹è°æ : °³¹ßÀÚ´Â ÇÊ¿äÇÑ ÀÀ¿ë ºÎºÐ¸¸ Base º¸µå¿¡ ±¸¼º ¹× Á¦ÀÛÇÏ°í ¸ÞÀÎ CPU ¸ðµâ ºÎºÐÀº ±×´ë·Î »ç¿ë
ÀåÂøÇÏ¿© ´Ù¾çÇÑ Á¦Ç°±ºÀ» ´Ü½Ã°£¿¡ Å×½ºÆ® ¹× ¾ç»ê °¡´É
|